Fast Verilog Simulation using Tcl-based Verification Code Generation for Dynamically Reloading from Pre-Simulation Snapshot

Authors : Yonghun Lee (Kyungpook National University, Republic of Korea); Daejin Park (Kyungpook National University (KNU), Republic of Korea)